Enhanced Secured FPGA prototype

Objectives: H2020-ESA-049 Enhanced Secured FPGA Prototype: This activity performs the following technological research tasks to ensure prototyping of a secure FPGA adequate for G2G units within security perimeter: assessment of EU FPGAs capacity, performance, security and status of qualification; including identification of processes, adaptation of facilities, manufacturing of prototype, delta qualification preparation.